Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Verilog and VHDL coding styles.

State machines are so common that there are tools devoted to creating them by drawing circles and arts. There are simulators that will recognize your state machine ...